WHAT SPECIFIES THE DESIGN OF A QUANTUM ANNEALING PROCESSOR